

What is Claimed:

1 1. A process for manufacturing a silicon-on-insulator wafer (10)
2 comprising the steps of:

3 (a) providing a silicon substrate (4);

4 (b) forming an oxide insulator layer (2) across the wafer (10), the
5 insulator layer (2) being buried within the silicon substrate (4), dividing the silicon
6 substrate (4) from a top silicon layer (6), and having a top surface (8) and a bottom
7 surface (12);

8 (c) thickening the insulator layer (2);

9 (d) creating at least one of a contoured top surface (8a, 8b, 8c, 8d, 8e)
10 and a contoured bottom surface (12e) of the insulator layer (2); and

11 (e) annealing to further thicken and contour the insulator layer (2).

1 2. The process of claim 1 wherein the step (b) of forming an oxide
2 insulator layer (2) across the wafer (10) is accomplished using a qualified oxygen
3 implanter (50).

1 3. The process of claim 2 wherein the step (c) of thickening the
2 insulator layer (2) is accomplished by reducing one or more of the implant dose,
3 energy, and temperature.

1 4. The process of claim 1 wherein the step (e) of annealing is an
2 oxygen anneal.

1 5. The process of claim 1 wherein the at least one contoured surface
2 is uniformly convex.

1 6. The process of claim 5 wherein the step (b) of forming an oxide
2 insulator layer (2) across the wafer (10) is accomplished using a qualified oxygen
3 implanter (50) and the step (d) of creating the at least one uniformly convex surface
4 includes reducing one or more of the implant dose, energy, and temperature to thicken
5 the insulator layer (2) across a preset diameter that is less than the diameter of the
6 wafer (10).

1 7. The process of claim 1 wherein the at least one contoured surface
2 has alternating convex and substantially flat regions.

1 8. The process of claim 1 wherein the at least one contoured surface
2 is uniformly concave.

1 9. The process of claim 8 wherein the step (b) of forming an oxide
2 insulator layer (2) across the wafer (10) is accomplished using a qualified oxygen
3 implanter (50) and the step (d) of creating the at least one uniformly concave surface
4 includes reducing one or more of the implant dose, energy, and temperature to thicken
5 the insulator layer (2) around the wafer (10) in a donut area having an outer diameter
6 not exceeding the diameter of the wafer (10) an interior diameter greater than zero.

1 10. The process of claim 9 further comprising adjusting the implanter
2 (50) to scan only the donut region around the wafer (10) within preset diameters.

1 11. The process of claim 1 wherein the at least one contoured surface
2 has alternating concave and substantially flat regions.

1 12. The process of claim 1 wherein the at least one contoured surface
2 includes a combination of convex, concave, and substantially flat portions.

1 13. The process of claim 12 wherein the step (b) of forming an oxide
2 insulator layer (2) across the wafer (10) is accomplished using a qualified oxygen
3 implanter (50) and the step (d) of creating the at least one contoured surface includes
4 reducing one or more of the implant dose, energy, and temperature to selectively
5 pattern the buried insulator layer (2) with topography at predetermined coordinates.

1 14. A process for manufacturing a silicon-on-insulator wafer (10)
2 comprising the steps of:

3 (a) providing a silicon substrate (4);

4 (b) forming an oxide insulator layer (2) across the wafer (10), the
5 insulator layer (2) being buried within the silicon substrate (4), dividing the silicon
6 substrate (4) from a top silicon layer (6), and having a top surface (8) and a bottom
7 surface (12);

8 (c) thickening the insulator layer (2);

9 (d) generating the chip periodicity for the wafer (10) and setting the
10 coordinates where a predetermined topography of the buried oxide insulator layer (2) is
11 desired;

12 (e) transferring the coordinates to an oxygen implanter (50) for
13 implementation;

14 (f) adjusting the energy, dose, or temperature of the oxygen implant
15 with the Implanter (50) scanning and the wafer (10) tilting or rotating according to
16 preset coordinates from the chip periodicity map at the predetermined thicknesses and

17 contours required, thereby creating at least one of a contoured top surface (8a, 8b, 8c,
18 8d, 8e) and a contoured bottom surface (12e) of the Insulator layer (2); and

19 (g) annealing to further thicken and contour the Insulator layer (2).

1 15. A silicon-on-insulator wafer (10) comprising:

2 a top silicon layer (6);

3 a silicon substrate (4); and

4 an oxide insulator layer (2) disposed across the wafer (10) and
5 between the silicon substrate (4) and the top silicon layer (6), the oxide
6 insulator layer (2) having at least one of a contoured top surface (8a, 8b, 8c, 8d,
7 8e) and a contoured bottom surface (12e).

1 16. The silicon-on-insulator wafer (10) of claim 15 wherein the at
2 least one contoured surface (8a) is uniformly convex.

1 17. The silicon-on-insulator wafer (10) of claim 15 wherein the at
2 least one contoured surface (8b) has alternating convex and substantially flat regions.

1 18. The silicon-on-insulator wafer (10) of claim 15 wherein the at
2 least one contoured surface (8c) is uniformly concave.

1 19. The silicon-on-insulator wafer (10) of claim 15 wherein the at
2 least one contoured surface (8d) has alternating concave and substantially flat regions.

1 20. The silicon-on-insulator wafer (10) of claim 15 wherein the at
2 least one contoured surface (8e, 12e) includes a combination of convex, concave, and
3 substantially flat portions.